



UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/672,424	09/28/2000	GURJEET SINGH SAUND	114596-31-0127BS	7407

38492 7590 07/28/2005

WILLKIE FARR & GALLAGHER LLP
INTELLECTUAL PROPERTY LEGAL ASSISTANTS
787 SEVENTH AVE
NEW YORK, NY 10019-6099

EXAMINER

COLEMAN, ERIC

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 07/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/672,424

Applicant(s)

SAUND ET AL.

Examiner

Eric Coleman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-6,8,9 and 11-53 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1 and 14-53 is/are allowed.
- 6) ☒ Claim(s) 5,6 and 11-13 is/are rejected.
- 7) ☒ Claim(s) 3,4,8 and 9 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date ____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date ____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: ____.

DETAILED ACTION

Specification

The Examiner hereby confirms that the Preliminary Amendment filed March 30, 2001 (making eight amendments to the specification) has been received and entered.

Claim Rejections - 35 USC § 103

1. Claims 5,6,11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable Colwell (patent No. 5,729,728) in view of over Papworth (patent No. 5,404,473).
2. Colwell taught the invention as claimed including a data processing ("DP") system comprising: Decoder (150) (e.g., see fig. 2) that receives a macroinstruction and decodes the macroinstruction into uopcode and [MU] field and microinstruction branch, static bit. Colwell taught the macroinstruction decoding produced a pattern of microinstructions implementing a basic operation (e.g., see fig.2 and col. 6, line 25- col. 7, line 14 and col. 12, line 61-col.13, line 27). Colwell taught that the decoder transfers stream ops and issues up to three in order uops during each cycle (e.g., see col. 10, lines 27-32). Colwell taught that in the case of a branch instruction outcome was predicted (e.g., see col. 12, lines 7-35).
3. Colwell did not expressly detail (claims 5,11) that generating a plurality of iterations where a branch was predicted not taken. Papworth however taught the processing of loops including a number of loops specified by a macroinstruction by unrolling the loops into iterations each of which are conditionally executed (e.g., see col. 7, line 2-col. 8, line 25). Papworth also taught a branch Cuop that was predicted not

Art Unit: 2183

taken of the MS continued to stay in the loop until the MS loop counter was zero or conditional branch Cuop was mispredicted (e.g., see col. 11, lines 2-12).

4. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Colwell and Papworth. Both Colwell and Papworth were directed to toward processing instruction sequences that were conditionally executed. The incorporation of the Papworth teachings of unrolling of loops would have allowed the combined system to more efficiently process sequences of instructions that were repeated by loading unrolled loops into the pipeline and when the end of the iterations occurred fewer pipeline stages would have been required to be flushed or discarded (e.g., see col. 9, lines 3-15 of Papworth).

5. As per claim 5, 12 Colwell taught that microinstruction set architecturally exposed and a branch instruction available to programs fetched from a memory of the computer as branch prediction bits for use in processing the microinstructions can be set by a microcode programmer (e.g., see col. 12, lines 19-23). The macroinstructions of Colwell are decoded and in response to the decoding of the macroinstructions the microinstructions are accessed. Therefore inherently the microinstructions are visible (or accessible) to the macroinstructions in programs that are fetched from a memory that inherently was architecturally visible.

6. As per claim 6, Colwell, taught an instruction cache (103) and a victim cache (105) (e.g., see fig. 1). Colwell did not however particularize the memory management between external memory and the cache. The use of external memory for storing data and instructions that are not currently being used and providing a memory management

Art Unit: 2183

to provide at least coherency of the data in the external memory and cache was well known in the art at the time of the claimed invention. One of ordinary skill would have been motivated to provide a memory management and external memory to allow the system to readily access large amounts of data and instructions as need by the currently running program and the memory management would provide control to determine whether the data in external memory and the cache is valid. On the other hand, Papworth taught fetching instructions from the cache and upon a cache miss fetching instructions from external memory and the system comprising a data cache controller (203) and a bus controller that manages transfers of data and cache coherency (e.g., see col. 4, lines 42-63).

7. As per claim 11, Papworth taught ceasing to generate iterations when a condition of the macroinstruction is detected (e.g., see col. 7, line 24-col. 8, line 25) that comprises a branch mispredict (e.g., see col. 9, lines 3-15) as when the number of iterations is too many the extra iterations are executed as noop operations.

8. As per claim 13, Colwell taught the branch microinstruction is generated carrying a marker indicating that the branch microinstruction defines a boundary (beginning or ending of an iteration of a sequence of microinstructions) (e.g., see col. 10, lines 18-26 of Colwell). When the instruction would have been part of an unrolled loop iteration as taught by Papworth these beginning and ending markers would have provided a boundary between iterations.

Allowable Subject Matter

9. Claims 1, 14-53 allowed.

Claims 3,4,8,9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

The change in scope of the claims has necessitated a further search and consideration.

Applicant's arguments filed 5/16/05 have been fully considered but they are not persuasive.

The applicant argues in substance that:

A) Colwell neither teaches or suggest his microcode be "architecturally exposed" let alone in an architecturally visible memory" The Examiner contends that the limitation of architecturally exposed and architecturally visible merely requires that the memory is accessible. Here the programs that contain macroinstructions are accessed by the system and decoded and in response thereto fetching microinstructions that are then executed. In other words, as to the microcode memory being architecturally visible and architecturally exposed, in response to the decoding of the macroinstruction the microinstruction memory is accessed for retrieving microinstructions for performing the operations of the decoded macroinstruction as discussed in the outstanding rejection above.

B) Papworth removes the inter-iteration conditional branch entirely, which “eliminates the need for branch predictions” and must rely on a specialized control logic to keep track of which unrolled iterations are actually to be executed and which are to be “executed as null instructions.” While claim 11 allegedly allows the reuse of conventional pipeline flush on mispredict and thereby simplifies the circuitry so claim 11 uses a simple branch mispredict that Papworth allegedly does not. The Examiner contends that claim 11 does not limit the operation to a conventional flush and does not particularize the amount of complexity that the control logic contains. Papworth taught a system that upon a branch mispredict flushed instructions, and therefore ceased generating instructions, and consequently meets the claimed limitations as detailed in the outstanding rejection above.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2183


extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC


ERIC COLEMAN
PRIMARY EXAMINER